

SHEET INDEX

CONTENTS	SHEET NO.	SHEET ISS NO.
SHEET INDEX RECORD OF CHANGES SUPPORTING INFORMATION SYSTEM USED ON SYMBOL NOTES	1	1
CPS SL67	2	1
	3	1
	4	1
	5	1
COMPONENT LIST INPUT/OUTPUT INFORMATION CIRCUIT DESCRIPTION	6	1

RECORD OF CHANGES

DWG ISS	PREV FURN	STD	MFR DISC	SEE NOTE

NOTES:


1. \perp GROUND RETURN

2. UNLESS OTHERWISE SPECIFIED: RESISTANCE VALUES ARE IN OHMS, CAPACITANCE VALUES ARE IN MICROFARADS. VALUES PRECEDED BY THE SYMBOL + (PLUS) - (MINUS) ARE IN VOLTS.

3. BATTERY AND GROUND TERMINALS FOR INTEGRATED CIRCUITS:

IC CODE	BAT TERM +5	GRD TERM
32A()	24	12
AM54S253DM	16	8
AM93S48DM	16	8
LS04	14	7
LS32	14	7
LS240	20	10
SN54LS38	14	7
SN54S471	20	10

SYMBOL




SYSTEM USED ON	DESIGN CONTROL
COMMON (CDT)	CB

SUPPORTING INFORMATION

SHEET INDEX NOTES

CATEGORY	NO.	NOTICE - NOT FOR USE OR DISCLOSURE OUTSIDE THE BELL SYSTEM EXCEPT UNDER WRITTEN AGREEMENT.
CIRCUIT PACK INFORMATION DRAWING	SD-94868-01	1. ONLY THE LATEST ISSUE, OR ISSUES IF CONCURRENT, ARE SHOWN IN THE INDEX. 2. FOR REISSUES, A CHANGED OR NEW SHEET IS ASSIGNED THE SAME ISSUE NUMBER AS SHEET 1. 3. THE ISSUE NUMBER OF SHEET 1 IS RECOGNIZED AS THE ISSUE NUMBER OF THE WHOLE DRAWING.
		IN99
		AT&TCO STANDARD
		SL67 CIRCUIT PACK READ ONLY MEMORY
		DWG SIZE 65
		ISSUE 1
		BELL LABORATORIES
		CPS-SL67
		6 SHEETS

PART OF CPS SL67 READ ONLY MEMORY




NOTES:
1. THE PRINTED WIRING BOARD AND ELECTRONIC CIRCUIT FOR SL66/67 HAS BEEN DESIGNED TO ACCEPT EITHER 16K OR 32K EPROM OR ROM CHIPS. CODES SL66/67 ARE FOR 16K CHIPS AND THE ON BOARD STRAP IS AS SHOWN.

SL67 CIRCUIT PACK		DWG SIZE	ISSUE
		65	1
BELL LABORATORIES	CPS-SL67	SHEET 2	

PART OF CPS SL67

READ ONLY MEMORY

LOWER ADDRESS AND DATA PARITY



SL67 CIRCUIT PACK

DWG SIZE
65

ISSUE
1


BELL LABORATORIES

CPS-SL67

SHEET 3

PRINTED IN U.S.A.

PART OF CPS SL67 READ ONLY MEMORY




SL67 CIRCUIT PACK		UWG SIZE	ISSUE
		65	1
BELL LABORATORIES	CPS-SL67	SHEET 4	

MADE IN U.S.A.

PART OF CPS SL67

READ ONLY MEMORY



PART OF CPS SL67

READ ONLY MEMORY

COMPONENT LIST
CIRCUITS, INTEGRATED

CP LOC	IC1	IC2	IC3	IC4	IC5	IC6	IC7
CODE	SN54LS240J* OR WA-LS240	SN54LS240J* OR WA-LS240	SN54LS240J* OR WA-LS240	SN54LS38J*	SN54S471J*	SN54LS32J* OR WA-LS32	SN54LS32J* OR WA-LS32
ELEMENT	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC
A	2B1	ELEM 3A1	ELEM 2D1	ELEM 2D1	2B3	ELEM 2D3	2E5
B		A 3D1	A 3C1	A 2H6		A 2D5	
C							
D							
E							
F							
G							

CP LOC	IC8	IC9**	IC10**	IC11	IC12	IC13	IC14
CODE	SN54LS04J* OR WA-LS04	AM93S48DM**	AM93S48DM**	SN54253J**	32APC	32APD	32ANH
ELEMENT	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC
A	ELEM 2D4	2G7	3D2	3F8	3D4	3D6	4D1
B	A 2F6						
C							
D							
E							
F							
G							

CP LOC	IC15	IC16	IC17	IC18	IC19	IC20	IC21
CODE	32ANK	32ANM	32ANP	32APA	32ANJ	32ANL	32ANN
ELEMENT	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC
A	4D2	4D4	4E5	4E7	5C1	5D2	5D4
B							
C							
D							
E							
F							
G							

CP LOC	IC22	IC23	IC24	IC25			
CODE	32ANR	32APB	SN54LS240J* WA-LS240	SN54LS240J* WA-LS240			
ELEMENT	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC
A	5E5	5E7	4G1	5G1			
B							
C							
D							
E							
F							
G							

* = TEXAS INSTRUMENT

** = ADVANCED MICRO DEVICES

CAPACITOR

DESIG	CODE
C1	601B, 10uf
[15] C(2-16)	KS-20736, L4, 1uf

RESISTOR

DESIG	CODE
R1	KS-202616, L1A, 1KΩ

NOTES:

- EPROMS KS-22060, L3 (INTEL B2716-1) WILL BE USED IN INITIAL INSTALLATIONS. THESE WILL BE REPLACED BY WECO 32A() MASK PROGRAMMED ROMS. THE B27161-1'S WILL BE RETURNED TO BTL.
- PROGRAMMING INFORMATION FOR L3 CALL DATA TRANSMITTER GENERIC PROGRAM CAN BE FOUND ON MASTERDEVICE SPECIFICATION PG 25460 LDI ISSUE 1, PK 25464-01, ISSUE 1, IC REFERENCE NO 1 FOR IC5.

INPUT/OUTPUT INFORMATION

LEAD DESIGNATION LIST

INPUTS

LEAD	DEFINITION
A0-19	ADDRESS LEADS
AP	ADDRESS PARITY
BHE	BUS HIGH ENABLE
PEN	PERIPHERAL ENABLE
R/W	READ/WRITE ENABLE

OUTPUTS

ADW	ALL DECODE WELL
DO-15	DATA LEADS
DAPH	DATA ADDRESS PARITY OVER THE HIGH BYTE OF DATA
DAPL	DATA ADDRESS PARITY OVER THE LOW BYTE OF DATA
NAW	NOT ALL WELL
RDY	READY LEAD

ON BOARD LEADS

A1-13	ADDRESS LEADS
BEN	BOARD ENABLE
CEO-4	CHIP ENABLES
OEO-4	OUTPUT ENABLES
PCED, T	PARITY CHIP ENABLES
PIN	PARITY INPUT
POEO, I	PARITY OUTPUT ENABLES
VPP	MEMORY EXPANSION LEAD

IC5 PROM SAMPLE PROGRAM, SEE NOTE 2.

ADDRESS INPUTS										DATA OUTPUTS									
A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0				
L	L	L	L	L	H	L	H	L	L	H	H	H	H	L	H				
L	L	L	L	L	H	H	L	L	L	H	H	H	L	H	H				
L	L	L	L	L	H	H	H	L	L	H	H	L	H	H	L				
L	L	L	L	H	L	L	L	L	L	H	L	H	H	H	H				
L	L	L	L	H	H	L	H	L	H	L	H	H	H	H	H				
ALL OTHER ADDRESS									H	H	H	H	H	H	P				

ODD PARITY OVER THE ADDRESS INPUTS.

P SHOULD BE A HIGH IF THE NUMBER OF HIGH'S IN THE ADDRESS IS EVEN.
P SHOULD BE A LOW IF THE NUMBER OF HIGH'S IN THE ADDRESS IS ODD.

CIRCUIT DESCRIPTION

THE SL66/67 IS A READ ONLY MEMORY FOR THE CDT (CALL DATA TRANSMITTER) SYSTEM. THE BOARD IS DESIGNED FOR THE WESTERN ELECTRIC 32A ROM WITH A CAPACITY OF 20 KILO-BYTES PLUS SINGLE BIT PARITY. (THIS BOARD WILL ALSO ACCOMMODATE THE 2716 EPROM OR THE 2732 EPROM FOR A CAPACITY OF 40 KILO-BYTES).

BOARD ADDRESS DECODING AND GENERATION OF ROM CHIP SELECTS (CEO-CE4) IS PERFORMED BY A BIPOLAR PROM (IC5) AS SHOWN IN INPUT/OUTPUT INFORMATION. THE OUTPUT ENABLE STROBES FOR THE ROMS (OEO-OE4) ARE DERIVED FROM THE CHIP SELECTS GATED WITH PEN THROUGH THE OR GATES (IC6, IC7). THE SELECTION OF THE APPROPRIATE PARITY BITS ARE HANDLED BY A MULTIPLEXER (IC11). ERROR DETECTION FOR THE ADDRESS BUS AND ADDRESS DECODING IS PERFORMED BY THE PARITY GENERATORS (IC9, IC10) AND THE DECODING PROM (IC5).

SL67 CIRCUIT PACK

DWG SIZE
65ISSUE
1

BELL LABORATORIES

CPS-SL67

SHEET 6